quad pll with vcxo for hdtv ics477-05 mds 477-05 h 1 revision 062404 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com quad pll with vcxo for hdtv description the ics477-05 generates five high-quality, high-frequency clock outputs including two reference outputs from a low frequency pullable crystal. it is designed to replace crystals and crystal oscillators in most electronic systems. using phase-locked-loop (pll) techniques, the device runs from a fundamental mode, pullable crystal. it can replace multiple crystals and oscillators, saving board space and cost. features ? packaged in 28-pin ssop (qsop) ? available in pb-free packaging ? replaces a vcxo plus multiple crystals and oscillators ? on-chip patented vcxo pull range 200 ppm (minimum) ? duty cycle of 45/55 ? operating voltage of 3.3v ? advanced, low power, cmos process ? input crystal frequency of 27 mhz ? five output clocks ? industrial temperature range available block diagram x1 x2 plla pllc pllb voltage controlled crystal oscillator divide logic and output enable control 27 mhz pullable crystal external capacitors may be required plld vdd gnd pdts vin 10 27m 54m 74.175m 54.054m 6 2 idt? / ics? quad pll with vcxo for hdtv ics477-05 1 data sheet ics477-05
idt? / ics? quad pll with vcxo for hdtv ics477-05 2 ics477-05 quad pll with vcxo for hdtv tsd quad pll with vcxo for hdtv mds 477-05 h 2 revision 062404 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics477-05 pin assignment pin descriptions 17 16 9 15 gnd 12 13 14 gnd nc nc 27m nc 27m 20 74.175m 18 11 gnd 54.054m gnd 54m 19 10 28 pin (150 mil) ssop 821 7 gnd gnd gnd 22 vdd 5 vdd vdd vdd 24 vdd 23 6 425 3 gnd vin gnd 26 pdts 1 x1 gnd vdd 28 x2 27 2 pin number pin name pin type pin description 1 xi input crystal connection. connect to a 27 mhz fundamental mode pullable crystal. 2 gnd power connect to ground. 3 gnd power connect to ground. 4 vin input vcxo voltage input. zero to 3.3 v analog control voltage for vcxo. 5, 6, 22, 23, 24, 27 vdd power connect to +3.3 v. 7, 8, 9, 10, 19, 20, 21 gnd power connect to ground. 11 54.054m output 54.054 mhz clock output. weak internal pull-down when tri-state. 12, 13, 17 nc - no connect. do not connect anything to these pins. 14 74.175m output 74.175 mhz clock output. weak internal pull-down when tri-state. 15, 16 27m output 27 mhz reference clock output . weak internal pull-down when tri-state. 18 54m output 54 mhz clock output. weak internal pull-down when tri-state. 25 gnd power connect to ground. 26 pdts input powers down entire chip. tri-states clk outputs when low. internal pull-up. 28 x2 input crystal connection. connect to a 27 mhz fundamental mode pullable crystal.
idt? / ics? quad pll with vcxo for hdtv ics477-05 3 ics477-05 quad pll with vcxo for hdtv tsd quad pll with vcxo for hdtv mds 477-05 h 3 revision 062404 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics477-05 external components the ics477-05 requires a minimum number of external components for proper operation. decoupling capacitors decoupling capacitors of 0.01f must be connected between vdd and gnd, as close to these pins as possible. for optimum device performance, the decoupling capacitors should be mounted on the component side of the pcb. avoid the use of vias in the decoupling circuit. series termination resistor when the pcb trace between the clock outputs and the loads are over 1 inch, series termination should be used. to series terminate a 50 ? trace (a commonly used trace impedance) place a 33 ? resistor in series with the clock line, as close to the clock output pin as possible. the nominal impedance of the clock output is 20 ? . quartz crystal the ics477-05 vcxo function consists of the external crystal and the integrated vcxo oscillator circuit. to assure the best system performance (frequency pull range) and reliability, a crystal device with the recommended parameters (shown below) must be used, and the layout guidelines discussed in the following section must be followed. the frequency of oscillation of a quartz crystal is determined by its ?cut? and by the load capacitors connected to it. the ics477-05 incorporates on-chip variable load capacitors that ?pull? (change) the frequency of the crystal. the crystal specified for use with the ics477-05 is designed to have zero frequency error when the total of on-chip + stray capacitance is 14 pf. the external crystal must be connected as close to the chip as possible and should be on the same side of the pcb as the ics477-05. there should be no via?s between the crystal pins and the x1 and x2 device pins. there should be no signal traces underneath or close to the crystal. see application note man05 for complete crystal specifications. crystal tuning load capacitors the crystal traces should include pads for small fixed capacitors, one between x1 and ground, and another between x2 and ground. stuffing of these capacitors on the pcb is optional. the need for these capacitors is determined at system prototype evaluation, and is influenced by the particular crystal used (manufacture and frequency) and by pcb layout. the typical required capacitor value is 1 to 4 pf. to determine the need for and value of the crystal adjustment capacitors, you will need a pc board of your final layout, a frequency counter capable of about 1 ppm resolution and accuracy, two power supplies, and some samples of the crystals which you plan to use in production, along with measured initial accuracy for each crystal at the specified crystal load capacitance, cl. to determine the value of the crystal capacitors: 1. connect vdd of the ics477-05 to 3.3 v. connect pin 4 of the ics477-05 to the second power supply. adjust the voltage on pin 3 to 0v. measure and record the frequency of the 27 mhz output. 2. adjust the voltage on pin 4 to 3.3 v. measure and record the frequency of the same output. to calculate the centering error: where: f target = nominal crystal frequency error xtal =actual initial accuracy (in ppm) of the crystal being measured if the centering error is less than 25 ppm, no adjustment is needed. if the centering error is more than 25 ppm negative, the pc board has excessive stray capacitance and a new pcb layout should be considered to reduce stray capacitance. (alternately, the crystal may be re-specified to a higher load capacitance. contact ics for details.) if the centering error is more than 25 ppm positive, add identical fixed centering capacitors from each crystal pin to ground. the value for each of these caps (in pf) is given by: error 10 6 x f 3.0v f tet arg ? () f 0v f tet arg ? () + f tet arg ------------------------------------------------------------------------------ error xtal ? =
idt? / ics? quad pll with vcxo for hdtv ics477-05 4 ics477-05 quad pll with vcxo for hdtv tsd quad pll with vcxo for hdtv mds 477-05 h 4 revision 062404 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics477-05 external capacitor = 2 x (centering error)/(trim sensitivity) trim sensitivity is a parame ter which can be supplied by your crystal vendor. if you do not know the value, assume it is 30 ppm/pf. after any changes, repeat the measurement to verify that the remaining error is acceptably low (typically less than 25 ppm). pcb layout recommendations for optimum device performance and lowest output phase noise, the following guidelines should be observed. 1) the 0.01f decoupling capacitors should be mounted on the component side of the board as close to the vdd pins as possible. no vias should be used between the decoupling capacitors and vdd pins. the pcb trace to vdd pin should be kept as short as possible, as should the pcb trace to the ground via. 2) the external crystal should be mounted just next to the device with short traces. the x1 and x2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces. 3) to minimize emi, the 33 ? series termination resistor (if needed) should be placed close to the clock output. 4) an optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers. other signal traces should be routed away from the ics477-05. this includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device. absolute maximum ratings stresses above the ratings listed below can cause permanent damage to the ics477-05. these ratings, which are standard values for ics commercially rated parts, are stress ratings only. functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods can affect product reliability. electrical parameters are guaranteed only over the recommended operating temperature range. recommended operation conditions item rating supply voltage, vdd 7 v all inputs and outputs -0.5 v to vdd+0.5 v ambient operating temperature (commercial) 0 to +70 c ambient operating temperature (industrial) -40 to +85 c storage temperature -65 to +150 c junction temperature 125 c soldering temperature 260 c parameter min. typ. max. units ambient operating temperature -40 +85 c power supply voltage (measured in respect to gnd) +3.15 +3.3 +3.45 v
quad pll with vcxo for hdtv mds 477-05 h 5 revision 062404 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics477-05 dc electrical characteristics unless stated otherwise, vdd = 3.3 v 5% , ambient temperature -40 to +85 c ac electrical characteristics unless stated otherwise, vdd = 3.3 v 5% , ambient temperature -40 to +85 c note 1: measured with a 15 pf load. note 2: with an ics approved crystal. parameter symbol conditions min. typ. max. units operating voltage vdd 3.15 3.3 3.45 v supply current idd no load 48 ma power down current iddpd no load 0.5 ma input high voltage v ih pdts pin 2 v input low voltage v il pdts pin 0.8 v output high voltage v oh i oh = -4 ma vdd-0.4 v output high voltage v oh i oh = -12 ma 2.4 v output low voltage v ol i ol = 12 ma 0.4 v short circuit current i os clk output 80 ma input capacitance, inputs c in 5pf nominal output impedance z out 20 ? internal pull-up resistor r pup pdts pin 360 k ? internal pull-down resistor r pd clk outputs 510 k ? parameter symbol conditions min. typ. max. units input frequency f in crystal input, note 2 27 mhz crystal pullability f p 0v< vin < 3.3 v 100 ppm vcxo gain k 0 vin = vdd/2 + 1 v 150 ppm/v output rise time t or 20% to 80%, note 1 1.2 ns output fall time t of 80% to 20%, note 1 1.0 ns clock stabilization time after power-up 10 ms cycle jitter (short term jitter) t ja 200 ps long term jitter 54.054m, 54m clocks 1.0 ns 74.175m clock 1.3 ns 27m reference clock 300 ps output enable time pdts high to output locked to 1% 250 s output disable time pdts low to tri-state 20 ns idt? / ics? quad pll with vcxo for hdtv ics477-05 5 ics477-05 quad pll with vcxo for hdtv tsd
idt? / ics? quad pll with vcxo for hdtv ics477-05 6 ics477-05 quad pll with vcxo for hdtv tsd quad pll with vcxo for hdtv mds 477-05 h 6 revision 062404 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics477-05 marking diagram marking diagram (industrial) marking diagram (pb free) marking diagram (pb free, industrial) notes: 1. ###### is the lot code. 2. yyww is the last two digits of the year, and the week. 3. ?lf? designates pb (lead) free. 4. ?i? designates industrial temperature grade. 1 14 15 28 ics477r-05 ###### yyww 1 14 15 28 ics477r-05i ###### yyww 1 14 15 28 ics477r-05lf ###### yyww 1 14 15 28 ics477r-05ilf ###### yyww
ics477-05 quad pll with vcxo for hdtv tsd quad pll with vcxo for hdtv mds 477-05 h 7 revision 062404 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics477-05 package outline and package dimensions (28-pin ssop, 150 mil. body) package dimensions are kept current with jedec publication no. 95 ordering information ?lf? denotes pb (lead) free package. while the information presented herein has been checked for both accuracy and reliability, integrated circuit systems (ics) assumes no responsibility for either its use or for the infringemen t of any patents or other rights of third parties, which wou ld result from its use. no other circuits, patents, or licenses are implied. this product is intended for use in normal commercial applications. any other applications such as those requiring ex tended temperature range, high re liability, or other extraordina ry environmental requirements are not recomm ended without additional processing by ics. ics reserves the right to change any circuitry or specifications without notice. ics does not authorize or warrant any ics product for use in life support devices o r critical medical instruments. part / order number marking shipping packaging package temperature ics477r-05 ics477r-05 (top line) yyww (3rd line) tubes 28-pin ssop 0 to +70 c ics477r-05t tape and reel 28-pin ssop 0 to +70 c ics477r-05i ics477r-05i (top line) yyww (3rd line) tubes 28-pin ssop -40 to +85 c ICS477R-05IT tape and reel 28-pin ssop -40 to +85 c ics477r-05lf ics477r-05lf (top line) yyww (3rd line) tubes 28-pin ssop 0 to +70 c ics477r-05lft tape and reel 28-pin ssop 0 to +70 c ics477r-05ilf ics477r-05ilf (top line) yyww (3rd line) tubes 28-pin ssop -40 to +85 c ics477r-05ilft tape and reel 28-pin ssop -40 to +85 c index area 1 2 28 d e1 e seating plane a1 a a2 e - c - b .10 (.004) c c l millimeters inches symbol min max min max a 1.351.75.053.069 a1 0.10 0.25 .0040 .010 a2 -- 1.50 -- .059 b 0.20 0.30 0.008 0.012 c 0.180.25.007.010 d 9.80 10.00 .386 .394 e 5.806.20.228.244 e1 3.80 4.00 .150 .157 e 0.635 basic 0.025 basic l 0.401.27.016.050 0 8 0 8 idt? / ics? quad pll with vcxo for hdtv ics477-05 7
ics477-05 quad pll with vcxo for hdtv tsd icssstv32852 ddr 24-bit to 48-bit registered buffer tsd ? 2006 integrated device technology, inc. all rights reserved. product specifications subject to change without notice. idt and the idt logo are trademarks of integrated device technology, inc. accelerated thinking is a service mark of integrated device technology, inc. all other brands, product names a nd marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. printed in usa xx-xxxx-xxxxx corporate headquarters integrated device technology, inc. 6024 silver creek valley road san jose, ca 95138 united states 800 345 7015 +408 284 8200 (outside u.s.) asia pacific and japan integrated device technology singapore (1997) pte. ltd. reg. no. 199707558g 435 orchard road #20-03 wisma atria singapore 238877 +65 6 887 5505 europe idt europe, limited prime house barnett wood lane leatherhead, surrey united kingdom kt22 7de +44 1372 363 339 for sales 800-345-7015 408-284-8200 fax: 408-284-2775 for tech support clockhelp@idt.com 408-284-8200 innovate with idt and accelerate your future networks. contact: www.idt.com ics252 field programmable dual output ss versaclock synthesizer tsd
|
